Regviz

Silicon Labs /EFR32FG23B020F512IM48 /MSC_S /WRITECMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WRITECMD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MSC_NS/WRITECMD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ERASEPAGE)ERASEPAGE 0 (WRITEEND)WRITEEND 0 (ERASERANGE)ERASERANGE 0 (ERASEABORT)ERASEABORT 0 (ERASEMAIN0)ERASEMAIN0 0 (CLEARWDATA)CLEARWDATA

Description

No Description

Fields

ERASEPAGE

Erase Page
WRITEEND

End Write Mode
ERASERANGE

Erase range of pages
ERASEABORT

Abort erase sequence
ERASEMAIN0

Mass erase region 0
CLEARWDATA

Clear WDATA state

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data